instruction reorder buffer
1Complex instruction set computing — A complex instruction set computer (CISC) (  /ˈsɪs …
2Re-order buffer — A re order buffer ( ROB ) is used in a Tomasulo algorithm for out of order instruction execution. It allows instructions to be committed in order. Additional benefits include allowing for precise exceptions and easy rollback for control of target …
3PA-8000 — HP PA 8000. The PA 8000 (PCX U), code named Onyx, is a microprocessor developed and fabricated by Hewlett Packard (HP) that implemented the PA RISC 2.0 instruction set architecture (ISA).[1] It was a completely new design with no circuitr …
4Register renaming — In computer engineering, register renaming refers to a technique usedto avoid unnecessary serialization of program operations imposed by the reuseof registers by those operations.Problem definitionPrograms are composed of instructions which… …
5Intel P6 — P6  суперскалярная суперконвейерная архитектура, разработанная компанией Intel и лежащая в основе микропроцессоров Pentium Pro, Pentium II, Pentium III, Celeron и Xeon. В отличие от x86 совместимых процессоров предыдущих поколений с CISC… …
6Hyper-Threading — Technology (kurz: HTT, üblicherweise nur Hyper Threading genannt) ist die Implementierung von hardwareseitigem Multithreading in Intel Prozessoren. Durch mehrere vollständige Registersätze und ein komplexes Steuerwerk werden intern parallel… …
7Hyperthreading — Hyper Threading Technology (kurz: HTT, üblicherweise nur Hyper Threading genannt) ist die Implementierung von hardwareseitigem Multithreading in Intel Prozessoren. Durch mehrere vollständige Registersätze und ein komplexes Steuerwerk werden… …
8Radeon R600 — ATIGPU name = Radeon HD 2000/3000 Series codename = Pele created = 2006 ndash;2007 entry = Radeon HD 2400, HD 3400 midrange = Radeon HD 2600, HD 3600 highend = Radeon HD 2900, HD 3800 d3dversion = 10.0, Shader Model 4.0 (HD 2000) / 10.1, Shader… …
9Delay slot — In computer architecture, a delay slot is an instruction slot that gets executed without the effects of a preceding instruction. The most common form is a single arbitrary instruction located immediately after a branch instruction on a RISC or… …
10Data structure alignment — is the way data is arranged and accessed in computer memory. It consists of two separate but related issues: data alignment and data structure padding. When a modern computer reads from or writes to a memory address, it will do this in word sized …
- 1
- 2
