hardware-description language

  • 101Circuit logique programmable — FPGA de Xilinx (modèle Spartan XC3S400) avec 400 000 portes[1]. Un circuit logique programmable, ou réseau logique programmable, est un circuit intégré logique qui peut être reprogrammé après sa fabrication. Il est …

    Wikipédia en Français

  • 102Verilog — es un lenguaje de descripción de hardware (HDL, del Inglés Hardware Description Language) usado para modelar sistemas electrónicos. El lenguaje, algunas veces llamado Verilog HDL, soporta el diseño, prueba e implementación de circuitos analógicos …

    Wikipedia Español

  • 103VHDL — biomed. abbr. Very High Density Lipoprotein abbr. VHSIC Hardware Description Language (ASIC) comp. abbr. VHSIC Hardware Description Language acronym Vhsic Hardware Description Language …

    United dictionary of abbreviations and acronyms

  • 104C++ — The C++ Programming Language, written by its architect, is the seminal book on the language. Paradigm(s) Multi paradigm:[1] procedural …

    Wikipedia

  • 105Verilog — Le Verilog HDL est un langage de description matériel de circuits logiques en électronique (le sigle anglais HDL Hardware Description Language signifie Langage de Description du Matériel), utilisé pour la conception d ASICs (application specific… …

    Wikipédia en Français

  • 106Logic synthesis — is a process by which an abstract form of desired circuit behavior (typically register transfer level (RTL) or behavioral) is turned into a design implementation in terms of logic gates. Common examples of this process include synthesis of HDLs,… …

    Wikipedia

  • 107FpgaC — Infobox programming language name = FpgaC paradigm = year = 2005 designer = developer = John Bass latest release version = 1.0.Beta 2 latest release date = typing = implementations = dialects = influenced by = C Programming Language,… …

    Wikipedia

  • 108Digital electronics — Main articles: Electronics and Electronic circuit Digital electronics represent signals by discrete bands of analog levels, rather than by a continuous range. All levels within a band represent the same signal state. Relatively small changes to… …

    Wikipedia

  • 109Don't-care — In logic synthesis and logic simulation a don t care or X value is one value in a multi valued logic system that denotes an unknown value, or a value that the designer (for whatever reason) does not care about. In the Verilog hardware description …

    Wikipedia

  • 110Don't-care term — In digital logic, a don t care term is an input sequence (a series of bits) to a function that the designer does not care about, usually because that input would never happen, or because differences in that input would not result in any changes… …

    Wikipedia