generic sense

  • 121Drinking the Kool-Aid — For the Veronica Mars episode, see Drinking the Kool Aid (Veronica Mars). Drinking the Kool Aid is a metaphor, used in the United States and Canada, that means to become an unquestioning believer in some ideology, or to accept an argument or… …

    Wikipedia

  • 122Territorial Prelate — A territorial prelate is, in Catholic usage, a prelate whose geographic jurisdiction, called territorial prelature, does not belonging to any diocese and is considered a particular church. The territorial prelate is sometimes called a prelate… …

    Wikipedia

  • 123SBML — The Systems Biology Markup Language (SBML) is a machine readable language, based on XML, for representing models of biochemical reaction networks. SBML can represent metabolic networks, cell signaling pathways, regulatory networks, and other… …

    Wikipedia

  • 124Improver v Remington — Improver Corporation v Remington Consumer Product Limited [1990] F.S.R. 181 is a leading United Kingdom case on patent infringement, particularly in relation to how to establish what specifically a patent covers. The Catnic DecisionThe earlier… …

    Wikipedia

  • 125Prior — For other uses, see Prior (disambiguation). Prior is an ecclesiastical title, derived from the Latin adjective for earlier, first , with several notable uses. Contents 1 Monastic superiors 1.1 Compound and derived titles 2 Other orders …

    Wikipedia

  • 126Transactions Per Second — In a very generic sense, the term Transactions Per Second refers to the number of atomic actions performed by certain entity per second. In a more restricted view, the term is usually used by DBMS vendor and user community to refer to the number… …

    Wikipedia

  • 127Say It Right — Infobox Single Name = Say It Right Artist = Nelly Furtado from Album = Loose Lower caption = Australian cover B side = What I Wanted Released = October 31, 2006 (U.S. radio) December 2, 2006 (Australia) March 2, 2007 (Germany) March 5, 2007 (UK… …

    Wikipedia

  • 128Reconvergent fan-out — is a technique to make VLSI logic simulation less pessimistic.Static timing analysis tries to figure out the best and worst case time estimate for each signal as they pass through an electronic device. Whenever a signal passes through a node, a… …

    Wikipedia