- indirect instruction
-
команда с косвенной адресацией
Англо-русский словарь технических терминов. 2005.
Англо-русский словарь технических терминов. 2005.
Instruction cycle — An instruction cycle (sometimes called fetch and execute cycle, fetch decode execute cycle, or FDX) is the basic operation cycle of a computer. It is the process by which a computer retrieves a program instruction from its memory, determines what … Wikipedia
Indirect branch — An indirect branch (also known as a computed jump, indirect jump and register indirect jump) is a type of program control instruction present in some machine language instruction sets. Rather than specifying the address of the next instruction to … Wikipedia
Instruction set — An instruction set, or instruction set architecture (ISA), is the part of the computer architecture related to programming, including the native data types, instructions, registers, addressing modes, memory architecture, interrupt and exception… … Wikipedia
indirect address — Computers. the address in a storage location that contains the actual machine address of a data item or of other information, as the next instruction, or that contains another indirect address. Cf. direct address. * * * indirect address noun… … Useful english dictionary
indirect address — Computers. the address in a storage location that contains the actual machine address of a data item or of other information, as the next instruction, or that contains another indirect address. Cf. direct address. * * * … Universalium
JMP (x86 instruction) — In the x86 assembly language, the JMP instruction is a mnemonic for an unconditional JuMP. Such an instruction transfers the flow of execution by changing the instruction pointer register. The x86 assembly language actually contains a number of… … Wikipedia
Orthogonal instruction set — is a term used in computer engineering. A computer s instruction set is said to be orthogonal if any instruction can use data of any type via any addressing mode. The word orthogonal, which means right angle in this context, implies that it is… … Wikipedia
Complex instruction set computing — A complex instruction set computer (CISC) ( /ˈsɪs … Wikipedia
Atmel AVR instruction set — Here is the basic Atmel AVR instruction set.Arithmetic operations work on registers R0 R31 but not directly on RAM and take one clock cycle, except for multiplication and word wide addition (ADIW and SBIW) which take two cycles.RAM and I/O space… … Wikipedia
TEST (x86 instruction) — In the x86 assembly language, the TEST instruction performs a bitwise AND on two operands. The flags SF, ZF, PF, CF, OF and AF are modified while the result of the AND is discarded. There are 9 different opcodes for the TEST instruction depending … Wikipedia
Addressing mode — Addressing modes are an aspect of the instruction set architecture in most central processing unit (CPU) designs. The various addressing modes that are defined in a given instruction set architecture define how machine language instructions in… … Wikipedia