logic timing

logic timing
временная диаграмма логических сигналов

Большой англо-русский и русско-английский словарь. 2001.

Игры ⚽ Поможем написать курсовую

Смотреть что такое "logic timing" в других словарях:

  • Timing closure — is the process by which an FPGA or a VLSI design is modified to meet its timing requirements. Most of the modifications are handled by EDA tools based on directives given by a designer. The term is also used for the goal that is achieved, when… …   Wikipedia

  • Logic simulation — is the use of a computer program to simulate the operation of a digital circuit. Logic simulation is the primary tool used for verifying the logical correctness of a hardware design. In many cases logic simulation is the first activity performed… …   Wikipedia

  • Logic analyzer — A logic analyzer is an electronic instrument which displays signals in a digital circuit. A logic analyzer may convert the captured data into timing diagrams, protocol decodes, state machine traces, assembly language, or correlate assembly with… …   Wikipedia

  • Logic Pro — Entwickler Apple Inc. Aktuelle Version 9.1.5 (9. August 2011) Betriebssystem Mac OS X Kategorie Musiksoftware Lizenz …   Deutsch Wikipedia

  • Timing attack — In cryptography, a timing attack is a side channel attack in which the attacker attempts to compromise a cryptosystem by analyzing the time taken to execute cryptographic algorithms. The attack exploits the fact that every operation in a computer …   Wikipedia

  • Digital timing diagram — A Digital timing diagram is a representation of a set of signals in the time domain. A timing diagram can contain many rows, usually one of them being the clock. It is a tool that is ubiquitous in digital electronics, hardware debugging, and… …   Wikipedia

  • Static timing analysis — is a method of computing the expected timing of a digital circuit without requiring simulation. High performance integrated circuits have traditionally been characterized by the clock frequency at which they operate.Gauging the ability of a… …   Wikipedia

  • Physical timing closure — is the process by which an FPGA or a VLSI design with a physical representation is modified to meet its timing requirements. Most of the modifications are handled by EDA tools based on directives given by a designer. The term is also sometimes… …   Wikipedia

  • Valid Logic Systems — was one of the first commercial EDA electronic design automation companies. It was founded in the early 1980s, along with Daisy Systems Corporation and Mentor Graphics, collectively known as DMV. Initially, Valid built both hardware and software …   Wikipedia

  • Three-state logic — In digital electronics three state, tri state, or 3 state logic allows output ports to have a value of logical 0, 1, or Hi Z. A Hi Z output puts the pin in a high impedance state, effectively removing the pin from its influence on the circuit.… …   Wikipedia

  • Dying to Win: The Strategic Logic of Suicide Terrorism — (2005; ISBN 1 4000 6317 5) is Robert Pape s analysis of suicide terrorism from a strategic, social, and psychological point of view. It is based on a database he has compiled at the University of Chicago, where he directs the Chicago Project on… …   Wikipedia


Поделиться ссылкой на выделенное

Прямая ссылка:
Нажмите правой клавишей мыши и выберите «Копировать ссылку»