floating point register

  • 101Division (digital) — Several algorithms exist to perform division in digital designs. These algorithms fall into two main categories: slow division and fast division. Slow division algorithms produce one digit of the final quotient per iteration. Examples of slow… …

    Wikipedia

  • 102Atlas (computer) — The Atlas Computer was a joint development between the University of Manchester, Ferranti, and Plessey. The first Atlas, installed at Manchester University and officially commissioned in 1962, was one of the world s first supercomputers,… …

    Wikipedia

  • 1038-bit — This article is about computer architecture. For other uses, see 8 bit (disambiguation). Processors 1 bit 4 bit 8 bit 12 bit 16 bit 18 bit 24 bit 31 bit 32 bit 36 bit …

    Wikipedia

  • 104Instruction set — An instruction set, or instruction set architecture (ISA), is the part of the computer architecture related to programming, including the native data types, instructions, registers, addressing modes, memory architecture, interrupt and exception… …

    Wikipedia

  • 10532-bit — Processors 1 bit 4 bit 8 bit 12 bit 16 bit 18 bit 24 bit 31 bit 32 bit 36 bit 48 bit 60 bit …

    Wikipedia

  • 106POWER6 — NOTOC The POWER6 microprocessor is IBM s follow on to the POWER5. It is part of the eCLipz project, said to have a goal of converging IBM s server hardware where practical (hence ipz in the acronym: iSeries, pSeries, and zSeries). [cite web… …

    Wikipedia

  • 107Computer — For other uses, see Computer (disambiguation). Computer technology redirects here. For the company, see Computer Technology Limited. Computer …

    Wikipedia

  • 108Data General Nova — System Data General Nova 1200 front panel …

    Wikipedia

  • 109Emotion Engine — The Emotion Engine is a CPU developed and manufactured by Sony and Toshiba for use in the Sony PlayStation 2 video game console. Mass production of the Emotion Engine began in 1999. Description The Emotion Engine consists of eight separate units …

    Wikipedia

  • 110TRIPS architecture — TRIPS is a new microprocessor architecture being designed by a team at the University of Texas at Austin in conjunction with IBM. TRIPS uses a new instruction set architecture that is designed to be easily broken down into large groups of… …

    Wikipedia